[Ronja] What is holding back 100 mbps

[J.D. Bakker]

>With a proper EQ (which would be easy with an all digital
>modulator/demodulator)

In dedicated silicon or a larger FPGA, yes. In gates or discrete 
hardware, not so much.

JDB
[ran into this when designing a 100Mbps synchronizer, which is quite 
a bit easier than an EQ. For ASICs this is a solved problem, but I 
wanted/needed to do it in commercially available gates]
-- 
LART. 250 MIPS under one Watt. Free hardware design files.
http://www.lartmaker.nl/